We describe the signal processing logic, firmware, and software for a frequency-domain multiplexed biasing and demodulation system that reads out transition-edge-sensor bolometer arrays for millimeter-wavelength cosmology telescopes. This system replaces a mixed-signal readout back end with a much smaller and more power-efficient system relying on fieldprogrammable gate arrays for control, computation, and signal processing. The new system is sufficiently robust, automated, and power efficient to be flown on stratospheric balloon-borne telescopes and is being developed further for satellite applications.
I. INTRODUCTION
L ARGE arrays of transition-edge-sensor (TES) bolometers have seen recently widespread applications to dark-matter detection experiments and astronomical telescopes in the millimeter, submillimeter, far-infrared, soft X-ray, and gamma-ray bands (e.g, see [1] - [8] ). This is due to their exquisite sensitivity for incoherent detection, ease for fabrication of large monolithic arrays using photolithographic techniques, and relative insensitivity to microphonics due to their low impedance. The detector arrays operate typically at subkelvin temperatures; therefore, the thermal load presented by the wires connecting cryogenic hardware to room-temperature electronics is a significant design constraint. In such situations, it is desirable to multiplex many signals onto a reduced number of wire using, e.g. timedomain multiplexing [9] or frequency-domain multiplexing (FDM) [10] , [11] .
In this paper, we describe the logic and firmware design of the digital frequency-domain multiplexer (DFMUX), which is a power-and space-efficient FDM system that multiplexes up to 16 TES bolometers on a single readout module consisting of one set of wires entering the cryostat. Each module uses a single-series-array superconducting quantum interference device (SQUID) [12] operating at 4 • K as a transimpedance preamplifier. This readout system is being used for Manuscript received August 16, 2010 several millimeter-wavelength telescopes, including the E and B Experiment (EBEX) Balloon-borne polarimeter [3] and the POLARBEAR experiment [13] .
The FDM modulator-and-demodulator logic for each readout module is implemented on a Xilinx Virtex-4 fieldprogrammable gate array (FPGA) [14] . In addition to a high channel density on each set of wires, this system achieves a high overall density, supporting four multiplexed readout modules on a single 6U VME circuit board with one FPGA; up to 20 of such cards have been operated in a single VME subrack. When multiple subracks are used, clock and timing signals are daisychained between them.
The DFMUX is intended to supersede a mixed-signal system described in [4] , [10] , and [15] with a system that is sufficiently small and power efficient for balloon-borne experiments. An overview may be found in [11] , with a description of an early system design. The high-level software control of the system, along with its use to tune the cryogenic electronics, is documented in [16] . In this paper, we focus on a systemlevel description and analysis of the DFMUX signal path and highlight recent changes that extend the design, improve channel density, and increase performance in the noise environment exhibited in the field. We begin by describing the system's basic operation in Section II. We focus on the digital signal path in Section III. Then, we examine the firmware and on-board software in Section IV. We explore the system performance in Section V and conclude with Section VI. Fig. 1 shows a simplified diagram of an FDM bolometer readout system. The goal of such a system is to minimize the number of wires crossing into the cryostat by multiplexing several bolometer signals on a single set of wires without degrading each bolometer's noise performance. Multiplexing is desirable since the thermal load presented by wires entering the cryostat is substantial. Cryogenic refrigeration consumes a significant fraction of an experiment's power budget, and cryogenic fridge cycling is time-consuming enough to impact the experiment's uptime.
II. SYSTEM DESCRIPTION
This system synthesizes a set of carrier combs, which enter the cryostat on a single wire. Each of these combs is selected by a corresponding bandpass filter and passes through a bolometer, which imposes a gain proportional to its incoming photon flux. This time-varying gain modulates each carrier frequency, producing sidebands. Each bolometer's band-limited output is summed together to form the modulated sky signal. . Sixteen bolometers are multiplexed onto one set of wires crossing into the cryostat. High multiplexing factors are desirable because each wire conducts a significant amount of heat into the cryostat, placing a heavy burden on refrigeration. Before being demodulated, sky signals must be amplified by a low-noise high-gain transimpedance (or SQUID). As SQUIDs have limited dynamic range, the signal is also nulled to remove residual carrier components prior to entering the SQUID.
The modulated sky signal is of very low power and must be amplified before being passed to room-temperature electronics. To do so, we use a superconducting quantum interference device (SQUID). SQUIDs may be used as extremely sensitive transimpedance amplifiers but are only approximately linear in a limited dynamic range. To minimize harmonic distortion, we operate the SQUID in a negative feedback loop. In addition, we remove the residual carrier signals via destructive interference using a nuller comb.
Finally, the nulled sky signal is passed back to roomtemperature electronics for demodulation. Each channel is demodulated to baseband, is low-pass filtered, and is archived for analysis.
Our design has much in common with the digital upconverter and downconverter (DUC and DDC, respectively) used in global system for mobile communications and other multichannel base-station applications [17] , [18] . However, the DFMUX differs from traditional DUC and DDC implementation in several crucial ways. 1) Our bandwidth for each channel is relatively small (i.e., tens of hertz). Since the modulator sinusoid is used to both bias electrically the TES and to carry the ultralow noise signals, the dynamic-range requirement of ∼10 6 √ Hz is extreme. We require no degradation of noise performance down to several tens of millihertz.
2) The modulator generates only combs of carrier sinusoids.
The modulation process itself takes place inside the cryogenic vessel. 3) Both the modulator and the demodulator for each channel reside on the same FPGA. For example, this means that each channel's modulator and demodulator needs only to be synchronized once since their clocks cannot drift with respect to each other. Clock jitter cancels and is not a significant source of low-frequency noise.
4)
In addition to its readout and tuning roles, the DFMUX is also used as a real-time bench instrument. Thus, it is desirable to have flexible control and a readily understandable signal path. This motivates features that are used occasionally, such as input rerouting and debugging facilities. 5) The system must be robust against crashes causing interruptions in the detector biases since this can necessitate thermal cycling of the sensors, requiring reinitialization of cryogenic systems. This can take about an hour per comb, adversely affecting the observing efficiency of the telescope applications.
III. SIGNAL PATH
In this section, we describe the signal path for each detector channel during ordinary operation. Fig. 2 shows a schematic including a single readout module. 1 At a channel's resonant frequency, its LC filter has negligible impedance, permitting current to flow through the associated bolometer (modeled here as a resistance that varies with incoming optical power.) Although crosstalk from adjacent channels is nonzero, it may be controlled by selecting a set of resonant frequencies with adequate spacing.
Each DFMUX consists of a motherboard, which is shown on the left side of Fig. 2 , and up to two mezzanines. Each mezzanine contains the analog electronics for two of the DFMUX's four modules, including 16-bit D/A converters (DACs) and 14-bit A/D converters (ADCs) operating at 25 MSPS. Each mezzanine also houses analog antialiasing filters at both DAC Table I . Voltages are measured at the mezzanine connectors (i.e., V C , V N , and V D shown in Fig. 2 ) and assuming matched load resistances. The post-ADC signal chain in the digital multifrequency demodulator (DMFD) involves other conversion factors that are examined below; these factors are not present in Table I. The carrier DAC generates a weighted sum of sinusoids. Each sinusoidal component is tuned to match the resonant frequency of an LC filter in the cryostat associated with a single bolometer, with an amplitude chosen to provide the necessary voltage bias for the TES. The tuning procedures used to optimize the bias voltages and currents for the detectors and SQUIDs are described in [16] . The resistance of each bolometer (and thus the current through it) varies in response to sky signals, amplitude-modulating the sinusoidal carrier. As a result, each bolometer adds sidebands around its carrier frequency with a typical signal bandwidth of 0.01-100 Hz.
Currents from all bolometers are summed at the input inductor of the SQUID. A second (nuller) DAC generates a second weighted sum of sinusoids that is injected at the SQUID input. The phase and amplitude of these sinusoids are adjusted to cancel the carrier signals in order to reduce the dynamic- range requirements of the SQUID. When nulling is perfect, the current through the SQUID-coupled input inductor would consist only of the sidebands from each bolometer. In reality, some amount of carrier power remains. The SQUID is operated in a flux-locked loop with shunt feedback [21] . It converts current through its input inductor to a voltage signal at its output. This signal is amplified, filtered to limit aliasing during sampling, digitized by the ADC, and sent to the FPGA for demodulation.
In the following sections, we describe the structures within the FPGA that perform each of the biasing and readout functions. We refer to the signal-path performing carrier synthesis as the digital multifrequency synthesizer (DMFS) and the demodulation signal path as the DMFD.
A. DMFS 1) Structure: Each of the four modules in a DFMUX is associated with two identical DMFS blocks. One generates the carrier signals that bias bolometers, and the other DMFS generates the nuller signals that cancel out these carriers at the SQUID input. These blocks synthesize waveforms for one wire at 25 MSPS. DMFSs operate independently and are not synchronized (meaning that the fixed phase between any two DMFS channels set to the same frequency cannot be determined without measurement). The schematic for a single DMFS block is shown in Fig. 3 .
Each of the 16 sinusoids in an individual DMFS block are generated using vendor-supplied [22] 12-bit 2's-complement direct digital synthesizers (DDSs), as shown in Fig. 3 . To maximize design density, each DDS generates sinusoids for eight channels and operates at an internal clock rate of 200 MHz. Each DDS uses a 32-bit phase accumulator to track the waveform's phase. Each clock cycle that this accumulator is incremented, which is truncated to 14 bits, is then used to reference the address of the waveform's amplitude in a lookup table. A separate 32-bit register provides a programmable phase offset. When operating at 25 MHz, the frequency can be specified to 0.006 Hz. The spurious-free dynamic range (SFDR) is 96 dB. This algorithm does not use substantial logic resources but does use a significant number of the FPGA's block random access memory structures. Since each DDS block synthesizes eight sinusoids, two such DDSs are required for each 16-channel module. After synthesis by a DDS, each channel's sinusoid is then weighted by a 20-bit 2's-complement amplitude. This weighting is used to allow Joule heating provided by the voltage bias to be controlled individually. This allows each bolometer, which can have significantly different device parameters due to fabrication process variability, to be tuned to its optimum bias point. Each weighted sinusoid is then summed with the other 15 channels in its DMFS and truncated to form a 16-bit signal for the associated DAC. The signal from each DMFS is converted finally from 2's-complement to a positive binary number and passed to the 25-MHz clock domain for D/A conversion.
The slight dc bias resulting from truncation in the DMFS is unimportant since carrier and nuller outputs are alternatingcurrent-coupled.
B. DMFD
Signal processing within the DMFD is illustrated in Fig. 4 . 1) Routing: The DMFD demodulates simultaneously input signals from four readout modules, with each sampled at 25 MSPS. These inputs correspond generally to each of the DFMUX's four 14-bit ADCs. For debugging and biasing duties, it is also possible to reroute the four inputs directly to the DMFS signals, bypassing A/D and D/A conversion entirely (e.g., this routing capability has been used to use the DFMUX as a network analysis tool, comparing the phase shift and attenuation caused by an analog circuit to a reference sinusoid that has been rerouted from the DMFS directly into a separate DMFD).
2) Downconversion: Once each signal has been routed for demodulation, it is mixed with 17 real reference waveforms to produce baseband signals. The frequency and the phase of the reference waveforms can be programmed independently. The number of demodulators is one greater than the number of multiplexed detector channels. The 17th channel is identical to the other 16 but is not otherwise committed to a bolometer and is thus free to be placed in quadrature with another channel's demodulator to form a complex (IQ) demodulator. A complex demodulator is helpful during tuning and testing but is not necessary during an ordinary readout.
Waveforms generated within the DMFD are equivalent to coarsely quantized sinusoids. These waveforms are synthesized with a custom DDS that uses samples of a length-16 sequence addressed with a phase accumulator at the desired frequency. The frequency spectra of references generated in this manner are tractable but complicated [23] , [24] and are approximated suitably by that of ideal sinusoids for our purposes. The sequence is symmetric; a positive half-cycle is [0, 3, 6, 7, 7, 7, 6, 3]/8. The RMS amplitude of waveforms synthesized using this sequence is approximately 0.681 or about 4% lower than the ideal sinusoid's RMS of 1/ √ 2. The synthesizer's SNR is frequency dependent. Vendor-supplied DDSs are not used for downconversion in the DMFD due to limited FPGA resources and because the available DDSs do not permit phase synchronization between channels.
In order to permit quadrature demodulation, waveforms synthesized in the DMFD may be phase-locked. Each synthesizer's instantaneous phase may be placed on a bus, and other synthesizers may load it if instructed. This process allows any two channels in the DMFD to be phase-locked with a fixed programmable phase offset between them. It is typically used to construct quadrature demodulators using the 17th DMFD channel mentioned above. While this implementation does require that all channels share a phase bus, it does so at a modest cost in terms of FPGA resources and uses vastly fewer resources than producing quadrature outputs for each channel.
3) Decimation: After mixing, each channel within the DMFD contains a demodulated signal at the baseband, which is sampled at 25 MSPS. Since the bandwidth of interest is a tiny fraction of the full Nyquist bandwidth and this sampling rate presents practical difficulties for streaming and storage, it is desirable to decimate these signals by a large factor (∼ 10 5 ). The remainder of the DMFD is devoted largely to performing this decimation efficiently.
Each channel is first processed by its own cascaded integrator-comb (CIC) decimation filter [25] , which is labeled CIC1 in Fig. 4 . CIC decimators are constructed using only accumulators and adders, which map very naturally to the resources available on an FPGA. However, since CICs exhibit significant passband nonlinearity and have broad transition regions, they are followed generally by compensating finiteimpulse responses (FIRs) to restore uniform gain and perform  TABLE II  DECIMATION STAGES IN THE DEMODULATOR CHAIN. THE DEMODULATOR  OUTPUT MAY BE SELECTED FROM CIC2 OR ANY OF THE FIRs AND  INCLUDES TIME STAMPS. "BANDWIDTH" INDICATES THE USEFUL  BANDWIDTH OF THE STAGE, WHICH IS GUARANTEED TO BE FREE OF  SPURIOUS COMPONENTS TO ABOUT −100 dB additional decimation. The first-stage CIC reduces the overall sampling rate by a factor of 128, has three stages, and uses 35 bits internally. CIC1 output is then truncated to 17 bits. After the CIC1 filter, all 68 channels are multiplexed onto a shared data bus. Hereafter, all filters are time-multiplexed and operate on each channel in sequence for a substantial savings in FPGA resources.
Following this multiplexer, a second CIC filter (CIC2) decimates by a further factor of 16. CIC2 uses four stages using 33-bit internal signals. After CIC2, each channel has a data rate of 12.21 kHz and is truncated to 17 bits.
The signals are then processed by a sequence of FIR filters [26] . The first FIR includes correction for amplitude distortion introduced by the CIC filtering stages and is 43 taps in length. The second-through sixth FIRs are identical unit-gain 108-tap filters with a unit passband gain. Although it would be more efficient computationally to optimize each FIR individually, using the same FIR prototype for each of the DMFD's possible outputs provides a consistent and predictable output scale at a variety of sampling rates. This consistency is particularly desirable since switching between FIRs is only used typically during debugging, when it is sometimes necessary to view the baseband signal with greater bandwidth than is provided by a normal readout (which occurs typically at FIR5 or FIR6). The DMFD's decimation stages are summarized in Table II . Each filter's accumulator width is large enough to avoid an overflow. The output is truncated to 17 bits.
The system's baseband spectral response is shown after CIC1, CIC2, and FIR1 in Figs. 5 and 6. The spectral response for filters FIR2 through FIR6, which are identical, is shown in Fig. 7 .
4) Buffering and MicroBlaze Interface:
The user may instruct the DFMD to send data directly from any of the FIR stages to the output first in, first out (FIFO) through a softwarecontrolled multiplexer such that the data rate and signal bandwidth can be varied. This makes the system immediately amenable to different detector bandwidths and to debugging and measuring detector properties. Each sample emerging from the selected FIR stage is truncated to a 24-bit 2's-complement number and tagged with an 8-bit channel identifier. The resulting 32-bit data is timestamped and written into the data FIFO for retrieval by software.
We note that it is slightly redundant to store channel identifiers alongside channel data. We used this approach since the data FIFO will overflow and lose samples unless the software is able to consume samples faster than they are produced. While this is not the case under ordinary operation, the FIFO does fill up during system boot or when data is not being streamed from the board; thus, the software must be able to detect and recover from disordered data. This is easy to accomplish with channel identifiers, and the additional FIFO requirements are not onerous (in future revisions, this problem may be avoided by delivering samples via either direct memory access or a socalled packet FIFO).
In the next section, we describe a timestamping process occurring in tandem with the filtering described above. After decimation and timestamping, the aggregate data throughput is relatively low, and slight variations in the signal delay are no longer problematic. Thus, we drain the FIFO under software control, as described in Section IV-B. 5) Timekeeping: The DFMUX system is used in several experiments; each of which uses different timekeeping standards and hardware. To integrate seamlessly with these experiments, a timestamp multiplexer system accepts timestamps from different timestamp units, including Inter-Range Instrumentation Group-B [27] (derived from an external Global Positioning System receiver) and an EBEX-specific [28] timing system generated by a separate timekeeping board.
Along with the format-specific timestamp decoders, we maintain local "ticks" counters. These counters are clocked by the DFMUX's oscillator and reset whenever a new timestamp is decoded. They are used to increase the resolution of timestamps available to the DFMUX within each interval between external timestamps. They also permit the system to assign its own timestamps when no external timestamps are provided to the board.
In both cases, decoded timestamps are less than 96 bits in size. These timestamps fit into four 32-bit entries in the data FIFO after reserving space for 8-bit channel identifiers, as described above for channel data. Each timestamp format is assigned with four distinct channel identifiers.
Timestamps are added after multiplexing as follows: when the first channel is emitted from the selected readout stage, the DMFD captures a timestamp of user-specified format from the timestamp multiplexer. After the last data channel has been stored in the FIFO, this captured timestamp is broken into four 24-bit numbers, tagged with the selected format's four assigned channel identifiers, and placed into the FIFO.
Since timestamps are captured and associated with data after the decimation process, the processing delays introduced by CICs and FIRs must be subtracted from the timestamps to refer data back to the instant they were sampled. This correction occurs in analysis software since the timestamp format is opaque to the DFMUX itself.
IV. FIRMWARE AND SOFTWARE
From a user's perspective, the high-level control of the DFMUX is described in [16] . In this section, we describe how the system is designed to present a straightforward flexible interface for real-time use and automated control algorithms. Fig. 5 . Filter response curves. The (topmost) black curve shows the frequency response of the CIC1 filter. The (middle) gray curve shows the combined response of the CIC1 and CIC2 filters. Finally, the (bottommost) solid gray region shows the combined responses of CIC1, CIC2, and FIR1. The filters' noise performance is dominated by aliasing, which depends on the width of the many nulls in this plot and is not evident here. It and the passband (which is too narrow to be visible in this figure) are examined in Fig. 6 . Fig. 6 . Spectral response of the filter chain (dashed; top) after CIC2 and (solid; bottom) after FIR1. The passband, which is shown on the left, has a ripple on the order of 10 −3 dB. The filter null shown near the center of the plot defines the alias-rejection performance of the chain, which exceeds 100 dB for the whole passband of FIR stages 4-6. The shaded regions show the passband width for each of the FIRs; any of which may be selected as demodulator outputs. Fig. 7 . Normalized frequency response for FIR stages 2-6. Each of these filters decimates by a factor of 2; the passband covers 80% of the full output bandwidth and exhibits ripple on the order of 10 −3 dB.
A. Control
Control instructions and queries are encoded as hyper-text transfer protocol (HTTP) requests and received via the board's Ethernet interface. They are decoded by a MicroBlaze processor running the Linux kernel. Providing the HTTP interface are two web servers: a fully-featured third-party web server that serves a browser-accessible interface and a fast path used only for rapid interaction with hardware.
Although the HTTP interface allows all aspects of the DF-MUX to be controlled, it is a low-level interface that does not provide a method of interacting with data from the signal path. To perform higher level possibly data-dependent interactions (such as tuning the board), we provide a port of the Python scripting environment, with a hardware-interface library that permits scripts to control device registers directly. The Python library pyWTL supplies higher level interactions and allows board-level control to be performed in a consistent networktransparent manner, regardless of whether it runs on a DFMUX or a PC.
Developing the higher level code in a user-friendly environment such as Python and allowing this code to run on either the DFMUX or a PC permit physicists as well as engineers to contribute to the development process.
B. Data Streaming
In Sections III and IV, we described the signal path and its control. In the following section, we discuss how data are removed from the FIFO, are packaged, and are streamed across the network for storage. Depending on which FIR stage has been selected, data from each channel are streamed into the FIFO at a rate between 12 kHz and 190 Hz, for an aggregate throughput of between 13 ksps and 880 ksps including timestamps. Data are removed from the FIFO in frames (sets containing one sample from each user-selected channel and a single timestamp) and wrapped into packets containing several frames. The number of frames per packet is chosen to maximize network throughput, i.e., to maximize the size of each packet without causing fragmentation at the network layer.
Once a packet is constructed, it is sent via unicast or multicast user datagram protocol (UDP) to a network address controlled by the Python or web interfaces. Since UDP does not guarantee data transmission, the network topology and the hardware have been tested carefully to ensure minimal packet loss [although transmission control protocol (TCP) would permit retransmission of dropped packets, TCP-based transport would not permit multicasting. It is also not clear, at expected data rates, that the MicroBlaze and network hardware have the capacity to recover without further packet losses].
Packets are received by a companion utility (the "parser") and a Python interface. The parser streams data to disk for both real-time monitoring using KST [29] and offline analysis. Using SWIG [30] , the Python interface integrates seamlessly with the pyWTL module described above and is used for online tuning, control, and analysis tasks.
V. SYSTEM PERFORMANCE

A. DMFS Noise
There are three general classifications of noise in the DMFS: digital noise, DAC noise, and analog noise. In this section, we quantify each of these noise sources and determine the dominant source.
There are two sources of digital noise: the noise intrinsic to the DDS algorithm and quantization noise from the system's finite bit length. We model both of these noise sources as additive uniform white noise, which is independent from other noise sources. The noise sources thus add incoherently, and we may determine an overall noise figure for the digital portion of the DMFS. Digital noise is summarized in Noise in the DMFS's analog circuitry is dominated by its first-stage amplifier, which has an input-referred noise of 2.5 nV/ √ Hz. Thus, the dominant source of noise in the modulator is the DAC itself, followed by the quantization noise in the digital portion of the system. The overall noise is approximately 4.4 nV/ √ Hz at the DAC. Referred to an equivalent voltage at the DMFS' output (assuming a 100-Ω load), the modulator's noise performance is summarized in Table IV .
B. DMFD Noise
In the DMFD, as in the DMFS, there are three general sources of noise: the noise in the analog circuitry, the noise in the ADC, and the noise in the digital signal chain. In this section, we examine these noise sources and determine the overall performance of the demodulator.
When the source signal is neglected, the noise in the analog signal chain is dominated by the first amplification stage. These amplifiers have an input-referred noise of 1.3 nV/ √ Hz. The ADC exhibits a signal-to-noise-plus-distortion ratio of 73 dB or 90 nV/ √ Hz at the ADC (734 × 10 −6 ADC LSBs/ √ Hz) at a sampling rate of 25 MSPS, assuming a full-scale sinusoidal input signal.
Noise in the digital chain is dominated by mixer effects and truncation. Each of these noise sources is evaluated in this section (we neglect noise from aliasing in the decimation filter chain as it is subdominant).
Because it is a nonlinear device, the mixer alters the properties of noise in its input. The mixer also contains a truncation stage, injecting noise of its own after mixing. As noted above, the mixer's performance depends on the particular carrier frequency chosen, but its response to a Gaussian white-noise input with RMS amplitude σ ADC LSBs/ √ Hz is approximated readily as a white-noise output with RMS amplitude 0.6804 σADC LSBs/ √ Hz (the factor 0.6804 is the RMS of the mixer's coefficients; an ideal sinusoidal mixer would amplify noise by a factor of 1/ √ 2). The distortion added by the mixer's truncation stage may be modeled as additive uniform white noise of RMS amplitude 81.6 × 10 −6 postmixer LSBs/ √ Hz following the mixer, or 3.3 × 10 −3 streamer LSBs/ √ Hz. To determine the overall noise level in the DMFD, we refer each source of noise both back to the DMFD input (so that it may be compared with physical signal levels) and to the DMFD's streamed output (so that it may be compared with measurements). These noise levels are summarized in Table V. Once again, the use of truncation instead of convergent rounding throughout the DMFD presents itself as a slight dc offset. For our applications, the detectors are capable only of measuring the difference signal between sky pointings ;  TABLE V  DMFD NOISE SOURCES. PHYSICAL UNITS ARE EQUIVALENT VOLTAGES  AT MEZZANINE INPUTS; NUMERICAL UNITS ARE EQUIVALENT LSBs IN  THE 16-BIT VALUES STREAMED ACROSS THE NETWORK   TABLE VI  POWER CONSUMPTION FOR THE DFMUX therefore, no information is present at dc. Since any offset is discarded during analysis, we make no attempt to correct for additional bias introduced by truncation.
C. Power Consumption
Because its intended uses include balloon-based experiments such as EBEX, the DFMUX's power consumption is a crucial performance measure. In EBEX, the DFMUX is powered using (heavy) batteries. In addition, any heat generated by the electronics must be removed from the gondola. This is a nontrivial challenging task at high altitudes where the atmosphere is thin.
The DFMUX's power profile is shown in Table VI . The first row shows consumption for the DFMUX's digital circuitry only; the second includes two analog mezzanines, which include the DACs, the analog signal path, and ADCs. Neglected in this power profile is the SQUID controllers, which are separate boards that sit between the DFMUXs and the cryostat (SQUID controllers consume approximately 5 W each. One SQUID controller is required for every two DFMUXs).
Because FPGAs are not ordinarily considered power efficient, we contrast the DFMUX's power dissipation per bolometer channel relative to the analog frequency-domain multiplexer (fMUX), i.e., the mixed-signal implementation it supersedes. The analog fMUX [4] , [10] , [15] is deployed currently at the South Pole Telescope (SPT) and supports 840 electrically active bolometers with 60 boards. Each board includes two modules; each of which can support seven bolometers. Overall, SPT's analog fMUX crates draw 3 kW, for a power consumption per bolometer of 3.6 W. In a digital fMUX system using a multiplexing factor of 16, power consumption per bolometer is 250 mW, for an overall power savings in excess of 90%.
D. FPGA Usage
The FPGA resources used by the design are summarized in Table VII . The capacities listed are for the Virtex-4 LX160 FPGA, which is used on all but a handful of our boards. Resource utilization is summarized for the signal path only and for the entire design. The signal path figures comprise the DMFS and the DMFD but neither the timestamp decoders nor the FIFO connecting the DMFD to the processor bus (the timestamp decoders are relatively small; the FIFO consumes approximately 30 additional RAMB16s). The entire design includes the signal path, timestamp decoders, FIFOs, MicroBlaze, and network and memory interfaces, plus interfaces for the on-and off-board peripherals and interfaces (voltage and temperature monitors, serial ports, etc.) supported by the DFMUX.
VI. DISCUSSION AND FUTURE WORK
We have described the signal path, control logic, and firmware of a highly integrated FDM system for TES bolometers. This system is physically much smaller and less powerhungry than the mixed-signal system it replaces.
Because the bulk of the DFMUX's signal processing is performed on an FPGA that may be reconfigured easily, the system has also found use in unexpected ways. With only trivial hardware modifications, a DFMUX was used to measure the surface accuracy of the South Pole Telescope's secondary mirror [31] . A similarly modified DFMUX is used to measure the angular position of a rotating optical element (a half-wave plate) in the EBEX telescope.
We are currently focusing on three improvements to the DFMUX. The first is an attempt to reduce its power requirements (per bolometer channel) by improving the design of its signal path. The second goal is to increase the number of bolometers multiplexed via each FDM module. We anticipate doubling or quadrupling the total number of bolometers per DFMUX by simply scaling the current design. Even greater channel densities may be achieved using polyphase filter banks [32] or similar techniques. Finally, we are investigating alternative biasing and feedback strategies that permit greater increases in channel density.
